OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Fix lint problems, change lowest interrupt vector from 0 to 1. rehayes 4227d 15h /
95 Covers all 127 interrupts with one service routine. rehayes 4618d 18h /
94 Update irq test to check all interrupts, add sync reset test. All this to improve code coverage. rehayes 4618d 18h /
93 Initial revision, memory image for skipjack test. rehayes 4618d 18h /
92 Add sync reset to bypass register. rehayes 4618d 18h /
91 Update to use one ISR to handle all 127 interrupts. rehayes 4618d 18h /
90 Cosmetic omment changes. rehayes 4618d 18h /
89 Code cleanup. rehayes 4632d 17h /
88 Updated with complete code rehayes 4706d 02h /
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4832d 16h /
86 Add JTAG test tasks rehayes 4832d 16h /
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5107d 01h /
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5107d 01h /
83 Add subroutine quailifier. rehayes 5107d 02h /
82 Added debug module to assist in software debugging. rehayes 5107d 20h /
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5107d 21h /
80 Added IRQ bypass registers and Test bench appendix rehayes 5169d 21h /
79 Added IRQ bypass registers and Test bench appendix rehayes 5169d 21h /
78 Added IRQ bypass registers and Test bench appendix rehayes 5169d 21h /
77 Documentation update rehayes 5169d 21h /
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5192d 22h /
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5192d 23h /
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5198d 00h /
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5198d 00h /
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5198d 00h /
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5199d 02h /
70 Updated with interrupt bypass controll registers. rehayes 5199d 02h /
69 New test to verify irq interrupt priority encoder. rehayes 5199d 03h /
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5199d 03h /
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5199d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.