OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 59

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates)
JonasDC 4132d 15h /
58 made fifo full a warning JonasDC 4135d 16h /
57 new fifo design, is now generic (verified with altera and xilinx) and uses block ram JonasDC 4135d 16h /
56 this is a branch to test performance of a new style of ram JonasDC 4135d 18h /
55 updated resource usage in comments JonasDC 4136d 15h /
54 generic fifo design: correctrly inferred by xilinx and altera JonasDC 4136d 15h /
53 correctly inferred ram for altera dual port ram JonasDC 4136d 22h /
52 correct inferring of blockram, no additional resources. JonasDC 4136d 22h /
51 true dual port ram for xilinx JonasDC 4136d 23h /
50 added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx
JonasDC 4136d 23h /
49 First full stable version with documentation.
Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.
JonasDC 4148d 18h /
48 Tag of the starting version of the project JonasDC 4148d 18h /
47 added documentation for the IP core. JonasDC 4216d 23h /
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4216d 23h /
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4216d 23h /
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 4220d 16h /
43 made the core parameters generics JonasDC 4220d 16h /
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4227d 00h /
41 removed deprecated files from version control JonasDC 4227d 00h /
40 adjusted core instantiation to new core module name JonasDC 4235d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.