OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 64

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 added synthesis reports of xilinx and altera JonasDC 4113d 00h /
63 now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx JonasDC 4113d 00h /
62 not used anymore JonasDC 4113d 03h /
61 updated comments, added optional altera constraint JonasDC 4113d 03h /
60 generic version of the fifo, not device specific anymore, uses dpram_generic
updated comments of RAM templates.
JonasDC 4115d 17h /
59 added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates)
JonasDC 4115d 17h /
58 made fifo full a warning JonasDC 4118d 18h /
57 new fifo design, is now generic (verified with altera and xilinx) and uses block ram JonasDC 4118d 18h /
56 this is a branch to test performance of a new style of ram JonasDC 4118d 20h /
55 updated resource usage in comments JonasDC 4119d 17h /
54 generic fifo design: correctrly inferred by xilinx and altera JonasDC 4119d 17h /
53 correctly inferred ram for altera dual port ram JonasDC 4120d 00h /
52 correct inferring of blockram, no additional resources. JonasDC 4120d 00h /
51 true dual port ram for xilinx JonasDC 4120d 01h /
50 added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx
JonasDC 4120d 01h /
49 First full stable version with documentation.
Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.
JonasDC 4131d 20h /
48 Tag of the starting version of the project JonasDC 4131d 20h /
47 added documentation for the IP core. JonasDC 4200d 01h /
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4200d 01h /
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4200d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.