OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 275

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
275 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
274 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
273 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
272 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
271 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
270 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
269 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
268 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
267 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 12h /
266 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 13h /
265 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 13h /
264 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 13h /
263 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5059d 13h /
262 Baseline port of GCC 4.5.1 for OpenRISC 1000. jeremybennett 5059d 14h /
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5061d 03h /
260 Fixed `define in FPU that didnt need to be there julius 5061d 03h /
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5062d 23h /
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5063d 00h /
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5063d 10h /
256 Linux patch update - disabled SCET driver by default julius 5064d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.