OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] - Rev 24

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7652d 12h /
23 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7652d 12h /
22 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7652d 12h /
21 Byte selects changed. simons 7652d 12h /
20 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7653d 16h /
19 Errors fixed. simons 7653d 16h /
18 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7656d 13h /
17 Define mess fixed. simons 7656d 13h /
16 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7656d 17h /
15 Defines set in order. simons 7656d 17h /
14 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7657d 10h /
13 8-bit WB access enabled. simons 7657d 10h /
12 Error fixed. simons 7677d 18h /
11 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7695d 17h /
10 Slave select signal generation bug fixed, default case added when reading registers, to avoid latches. simons 7695d 17h /
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7736d 10h /
8 Automatic slave select signal generation added. simons 7756d 12h /
7 Support for 64 bit caharacter len added. simons 7845d 00h /
6 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8013d 03h /
5 Document lectured. simons 8013d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.