OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_35] - Rev 342

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
342 added exception vectors to support and modified section names markom 8279d 09h /or1k/tags/nog_patch_35
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8279d 11h /or1k/tags/nog_patch_35
340 Added hpint vector lampret 8279d 11h /or1k/tags/nog_patch_35
339 Added setpc test lampret 8279d 11h /or1k/tags/nog_patch_35
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8279d 11h /or1k/tags/nog_patch_35
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8279d 11h /or1k/tags/nog_patch_35
336 VAPI works markom 8280d 07h /or1k/tags/nog_patch_35
335 some small bugs fixed markom 8280d 08h /or1k/tags/nog_patch_35
334 removed vapi client file markom 8280d 10h /or1k/tags/nog_patch_35
333 small bug fixed markom 8280d 13h /or1k/tags/nog_patch_35
332 removed fixed irq numbering from pic.h; tick timer section added markom 8280d 14h /or1k/tags/nog_patch_35
331 dependecy is required by history analisis markom 8280d 14h /or1k/tags/nog_patch_35
330 Cache test lampret 8280d 18h /or1k/tags/nog_patch_35
329 Now using macros from spr_defs.h lampret 8280d 18h /or1k/tags/nog_patch_35
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8280d 20h /or1k/tags/nog_patch_35
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8280d 20h /or1k/tags/nog_patch_35
326 More realistic default cache type. lampret 8280d 20h /or1k/tags/nog_patch_35
325 minor ethernet testbench modifications erez 8281d 23h /or1k/tags/nog_patch_35
324 added initial ethernet RX simulation (very simple for now) erez 8281d 23h /or1k/tags/nog_patch_35
323 small fix erez 8281d 23h /or1k/tags/nog_patch_35

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.