OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu] - Rev 247

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8295d 21h /or1k/tags/nog_patch_42/or1ksim/cpu
245 Initial revision cvs 8295d 21h /or1k/tags/nog_patch_42/or1ksim/cpu
244 removed some ugly absolete code from parse.c markom 8298d 16h /or1k/tags/nog_patch_42/or1ksim/cpu
242 removed GlobalMode markom 8298d 16h /or1k/tags/nog_patch_42/or1ksim/cpu
239 added enviroment configuration script parser markom 8299d 16h /or1k/tags/nog_patch_42/or1ksim/cpu
235 memory areas now have a "granularity"
also switched dma to GNU coding		 erez 8300d 04h /or1k/tags/nog_patch_42/or1ksim/cpu
232 Now checks getentry() returns valid result erez 8300d 07h /or1k/tags/nog_patch_42/or1ksim/cpu
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8300d 07h /or1k/tags/nog_patch_42/or1ksim/cpu
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8300d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8327d 17h /or1k/tags/nog_patch_42/or1ksim/cpu
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8341d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
196 Configuration SPRs added. simons 8347d 04h /or1k/tags/nog_patch_42/or1ksim/cpu
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8347d 22h /or1k/tags/nog_patch_42/or1ksim/cpu
184 modified decode for trace debugging chris 8348d 18h /or1k/tags/nog_patch_42/or1ksim/cpu
183 changed special case for PICSR chris 8348d 18h /or1k/tags/nog_patch_42/or1ksim/cpu
182 updated exception handling procedures chris 8348d 18h /or1k/tags/nog_patch_42/or1ksim/cpu
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8369d 15h /or1k/tags/nog_patch_42/or1ksim/cpu
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8371d 18h /or1k/tags/nog_patch_42/or1ksim/cpu
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8377d 10h /or1k/tags/nog_patch_42/or1ksim/cpu
153 Writes to SPR_PC are now enabled chris 8419d 18h /or1k/tags/nog_patch_42/or1ksim/cpu

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.