OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] - Rev 712

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
712 eval_operand and set_operand functions are being generated markom 8172d 00h /or1k/tags/rel_25
711 Ram size exteneded to 4Mb. simons 8172d 03h /or1k/tags/rel_25
710 _print removed. simons 8172d 04h /or1k/tags/rel_25
709 eval_operands is now being generated markom 8172d 06h /or1k/tags/rel_25
708 Sash can be now built with or32-uclibc tool chain. simons 8172d 16h /or1k/tags/rel_25
707 _start label is now the entry point. simons 8172d 16h /or1k/tags/rel_25
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8172d 22h /or1k/tags/rel_25
705 Updated changed registers. ivang 8173d 23h /or1k/tags/rel_25
704 exe_logs now print also l.nop 3 printfs markom 8174d 00h /or1k/tags/rel_25
703 small optimizations to dissasemble markom 8174d 03h /or1k/tags/rel_25
702 Initial coding of ethernet simulator model finished. ivang 8174d 03h /or1k/tags/rel_25
701 Memory allocation for sections changed. simons 8175d 04h /or1k/tags/rel_25
700 vfork reapaired again. simons 8175d 13h /or1k/tags/rel_25
699 Simprintf bug fixed again. simons 8178d 16h /or1k/tags/rel_25
698 Simprintf bug fixed again. simons 8178d 16h /or1k/tags/rel_25
697 Simprintf bug fixed again. simons 8178d 16h /or1k/tags/rel_25
696 Development version of ethernet.c ivang 8180d 23h /or1k/tags/rel_25
695 Modifications and additions for finished ethernet core. ivang 8180d 23h /or1k/tags/rel_25
694 immediate stats added markom 8181d 03h /or1k/tags/rel_25
693 exception info is outputted only in verbose mode markom 8181d 05h /or1k/tags/rel_25

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.