OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_28/] - Rev 1205

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1205 fix for gdb_debug config phoenix 7536d 07h /or1k/tags/rel_28
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7553d 18h /or1k/tags/rel_28
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7553d 18h /or1k/tags/rel_28
1202 at exception print insn number to ease debugging phoenix 7553d 19h /or1k/tags/rel_28
1200 mbist signals updated according to newest convention markom 7578d 14h /or1k/tags/rel_28
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7582d 15h /or1k/tags/rel_28
1198 make it compile on RH 8,9 phoenix 7608d 06h /or1k/tags/rel_28
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7613d 10h /or1k/tags/rel_28
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7613d 12h /or1k/tags/rel_28
1195 made the project file a little bit more universal dries 7613d 13h /or1k/tags/rel_28
1194 correct all the syntax errors dries 7613d 13h /or1k/tags/rel_28
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7613d 13h /or1k/tags/rel_28
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7613d 15h /or1k/tags/rel_28
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7613d 15h /or1k/tags/rel_28
1188 Added support for rams with byte write access. simons 7629d 14h /or1k/tags/rel_28
1186 Added support for rams with byte write access. simons 7630d 13h /or1k/tags/rel_28
1184 Scan signals mess fixed. simons 7637d 05h /or1k/tags/rel_28
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7641d 21h /or1k/tags/rel_28
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7641d 23h /or1k/tags/rel_28
1179 BIST interface added for Artisan memory instances. simons 7645d 09h /or1k/tags/rel_28

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.