OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim] - Rev 1607

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1607 Don't drop cycles from the scheduler nogj 6836d 11h /or1k/trunk/or1ksim
1606 fix uninitialized reads phoenix 6836d 16h /or1k/trunk/or1ksim
1605 Execute l.ff1 instruction nogj 6843d 12h /or1k/trunk/or1ksim
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6843d 12h /or1k/trunk/or1ksim
1598 Handle ethernet addresses as an address and not as an int nogj 6855d 13h /or1k/trunk/or1ksim
1597 Fix parsing the destination register nogj 6855d 13h /or1k/trunk/or1ksim
1596 Fix handling of eof in the sim cli nogj 6855d 13h /or1k/trunk/or1ksim
1595 Add default immu/dmmu page size nogj 6855d 14h /or1k/trunk/or1ksim
1594 Fix the case of is_power2(0) nogj 6855d 14h /or1k/trunk/or1ksim
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6855d 14h /or1k/trunk/or1ksim
1590 Added l.fl1 lampret 6858d 11h /or1k/trunk/or1ksim
1589 Make -d channel be equivalent to -d +channel nogj 6861d 22h /or1k/trunk/or1ksim
1588 Correct INT_MAX->INT32_MAX nogj 6861d 23h /or1k/trunk/or1ksim
1586 Charles Qi
Fix memory handling on big endian machines		 nogj 6866d 15h /or1k/trunk/or1ksim
1585 added missing exception, fixes segfault with trap exception phoenix 6872d 08h /or1k/trunk/or1ksim
1584 usability improvments phoenix 6873d 07h /or1k/trunk/or1ksim
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.		 nogj 6881d 23h /or1k/trunk/or1ksim
1579 Add missing break; statements nogj 6893d 19h /or1k/trunk/or1ksim
1578 Put consecutive asm statements into one __asm__() block to prevent gcc from scheduleing other instructions between them. nogj 6893d 19h /or1k/trunk/or1ksim
1577 gcc4 compile fix nogj 6893d 19h /or1k/trunk/or1ksim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.