OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] - Rev 330

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
330 add t8021 arniml 561d 01h /t48
329 start work on t2x arniml 561d 18h /t48
328 prepare 1.3 arniml 563d 20h /t48
327 update integration manual arniml 564d 17h /t48
326 refine status_q update arniml 564d 22h /t48
325 experimental upi41_db_bus variant with asynchronous master interface arniml 565d 05h /t48
324 enhance access timing in test bench arniml 565d 05h /t48
323 - prevent change when master reads status
- relax master access timing
arniml 566d 04h /t48
322 hold db_dir_o during entire access arniml 567d 19h /t48
321 improve compatibility with modelsim and ghdl arniml 568d 17h /t48
320 improve in test arniml 568d 17h /t48
319 - add dma test
- update dma logic
arniml 570d 20h /t48
318 t8042ah synth, fix warnings arniml 571d 00h /t48
317 implement dma logic arniml 571d 01h /t48
316 doc arniml 571d 05h /t48
315 fix upi master interrupt enables, rectify p2 tests arniml 572d 01h /t48
314 upi: remove include generics arniml 572d 05h /t48
313 - implement flags/master interrupt
- add related test
arniml 572d 20h /t48
312 add upi41a test for sts arniml 573d 16h /t48
311 add t8042ah arniml 574d 17h /t48

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.