OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] - Rev 22

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 ash_riple 3793d 04h /
21 ash_riple 3793d 05h /
20 Added support for 32bit Address bus. ash_riple 3793d 05h /
19 Minor changes. ash_riple 4207d 00h /
18 Added support for Xilinx Chips.
Added support for AXI4-Lite bus. Can be used as an XPS IP.
ash_riple 4207d 00h /
17 Added unreachable trigger condition "@WR & @RD" checking. ash_riple 4453d 03h /
16 Released version 2.2. ash_riple 4475d 03h /
15 Released version 2.2. ash_riple 4475d 03h /
14 Changed dec to hex value of triggerPnum. ash_riple 4475d 18h /
13 Added minor syntax changes and Linux environment simulation script. ash_riple 4476d 00h /
12 Added timing information to the capture content. ash_riple 4476d 07h /
11 Added pre-trigger capture. ash_riple 4476d 23h /
10 Changed the location/reference/generation of compiler directive file: jtag_sim_define.h, to have better code structure. ash_riple 4482d 04h /
9 Added testbench with interactive GUI. Start it from "sim.bat" or "do sim.do".
Virtual JTAG stimulus can only be entered statically before simulation starts.
FIFO operation can be simulated dynamically while simulation is run.
ash_riple 4482d 23h /
8 Added fault handling of wrong input length in the GUI. ash_riple 4486d 23h /
7 Added references related to "Bus Monitor". ash_riple 4487d 03h /
6 Updated to 2.1. New features added as in doc/Revision History.txt. ash_riple 4487d 23h /
5 Created code base for 2.x development.
Now supporting pipelined read/write access. Provided wrapper can be used as an example to connect up_monitor to any bus.
ash_riple 4491d 00h /
4 Created tag for original source code. Version 1.0. ash_riple 4491d 02h /
3 Added original article. ash_riple 4491d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.