OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 563

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
563 Search for external cores in <board>/modules path olof 4768d 07h /
562 ORPSoC - board modelsim makefile tab/space fixup julius 4775d 15h /
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4775d 16h /
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4776d 06h /
559 or1ksim - spr-def.sh fix for timer julius 4777d 03h /
558 ORPSoC makefile script fragments update. julius 4778d 19h /
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4780d 16h /
556 or1ksim - added performance counters unit and test for it. julius 4781d 09h /
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4781d 11h /
554 Bug fix. jeremybennett 4782d 09h /
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4782d 10h /
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4782d 18h /
551 Fixed typo (disble->disable) in cache disable functions. yannv 4784d 14h /
550 Turned off verbose output in script. Documented diagnostics in testing. jeremybennett 4784d 15h /
549 Clarified meaning of DEJAGNU. jeremybennett 4784d 15h /
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4784d 16h /
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4786d 17h /
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4787d 10h /
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4793d 12h /
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4793d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.