OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 71

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Fixed simulation issue when writing to CR register rherveille 7380d 23h /
50 *** empty log message *** rherveille 7395d 17h /
49 Added testbench rherveille 7395d 17h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7397d 01h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7405d 21h /
46 Fixed slave address MSB='1' bug rherveille 7480d 22h /
45 Added slave address configurability rherveille 7480d 22h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7566d 01h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7566d 01h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7575d 22h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.