OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 54

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4264d 14h /
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4264d 17h /
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4264d 18h /
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4264d 23h /
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4264d 23h /
29 added software for generation of test input for the tesbenches JonasDC 4265d 12h /
28 updated makefile for new pipeline sources JonasDC 4265d 13h /
27 test input values for multiplier_tb JonasDC 4265d 13h /
26 testbench for only the montgommery multiplier JonasDC 4265d 13h /
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline
JonasDC 4265d 13h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.