OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 301

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
281 Added pre-initialization to the dual-port RAM signals. jshamlet 1371d 20h /
280 Got rid of silly aliases that connected the dual-port memory and the arbitration logic. jshamlet 1371d 21h /
279 More comment cleanup jshamlet 1372d 18h /
278 Flattened the SDLC interface to fewer files and eliminated the package file. jshamlet 1373d 12h /
277 Fixed documentation errors related to flags. The UPP ALU instruction only alters the C flag, not the Z or N flags. This implies that using indexed loads or stores with auto post-increment will potentially alter the C flag. jshamlet 1373d 18h /
276 More comment fixes jshamlet 1408d 15h /
275 Fixed a minor comment error. jshamlet 1410d 09h /
274 Updated comments with more corrections jshamlet 1410d 16h /
273 Updated comments with corrections jshamlet 1410d 17h /
272 Updated the HTML documentation to reflect the removed generic. jshamlet 1420d 17h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.