OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 225

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).
olivier.girard 3263d 04h /
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3270d 05h /
203 Update ChangeLog olivier.girard 3277d 04h /
202 Add DMA interface support + LINT cleanup olivier.girard 3277d 04h /
201 Update ChangeLog olivier.girard 3438d 03h /
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3438d 03h /
199 Update ChangeLog olivier.girard 3544d 06h /
198 Update GDB-Proxy to support new GCC/GDB compiler version from RedHat/TI olivier.girard 3544d 06h /
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3795d 05h /
196 Update ChangeLog olivier.girard 3838d 04h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.