OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 218

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
198 Moved from testbench.old simons 8344d 11h /
197 This is not used any more. simons 8344d 11h /
196 Configuration SPRs added. simons 8344d 12h /
195 New test added. simons 8344d 12h /
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8344d 20h /
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8344d 20h /
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8345d 05h /
191 Added UART jitter var to sim config chris 8346d 01h /
190 Added jitter initialization chris 8346d 01h /
189 fixed mode handling for tick facility chris 8346d 01h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.