OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 526

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8227d 19h /
505 Test cases. support/ and utils/ are used by all test cases - build first. Non working tests: setpc, trap, trap2. lampret 8227d 19h /
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8227d 19h /
503 Fixed tabs in dma.c erez 8228d 15h /
502 Added RGPIO_INTS (according to GPIO spec) erez 8228d 17h /
501 Added .cvsignore files for annoying generated files in testbench erez 8228d 17h /
500 Added .cvsignore files for annoying generated files erez 8228d 17h /
499 Made testbench/support/int.c more usable and changed acv_gpio test to use it erez 8228d 18h /
498 Fixed data type bug in l_mac() that caused incorrect calculation of MACHI. Possible that l_msb has the same bug. lampret 8240d 02h /
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8240d 03h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.