OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 65

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4612d 23h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4614d 22h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4614d 23h /
42 Bug fix in read access is fixed dinesha 4614d 23h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4615d 01h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4615d 18h /
39 Test Bench upgradation with bigger data burst size dinesha 4615d 18h /
38 Port Name clean up dinesha 4616d 23h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4617d 01h /
36 Clean up dinesha 4617d 16h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.