OpenCores

URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] - Rev 61

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
41	Bug fix. This was preventing dumpsdram from accurately reading back what had been written to the RAM earlier.	dgisselq	3032d 18h	/
40	This adds to dumpsdram the capability to run over a port, such as with busmaster_tb.	dgisselq	3034d 05h	/
39	An attempt at a bugfix. We'll see if this works any better downstream.	dgisselq	3036d 01h	/
38	Updated to remove the build dependence upon ZipCPU.	dgisselq	3036d 04h	/
37	These fixes were necessary to get the SDRAM into a working simulation capability. It is finally what it was supposed to be: cycle accurate. Sadly, to do this, I did need to make a subtle change to rtl/wbsdram.v. (I was having a problem with external input clocking in Verilator. This fixes it--but its a Verilator only change--to rtl/wbsdram.v that is.)	dgisselq	3036d 22h	/
36	A linker script, appropriate to the XuLA25-LX25 SoC.	dgisselq	3037d 00h	/
35	Updates the memory testing program to work successfully with the Gnu build tools--particularly the GNU C-preprocessor from GCC and the GNU assembler from Binutils.	dgisselq	3037d 00h	/
34	Bug fix: This sets as a positive voltage bias (not negative) the maximum value of 0x07fff, where as the negative maximum value of 0x08000 properly (now) reflects nearly ground--as one would desire. (Last time around I had these backwards.)	dgisselq	3040d 19h	/
33	Oops -- the audio was wired audio first then the interrupt controller, not the other way around. This adjusts regdefs to match what's on the chip.	dgisselq	3040d 21h	/
32	Just noticed that the timer was fixed on this. This change adjusts the timer to support audio at a user selectable rate.	dgisselq	3040d 21h	/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.