OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl/] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 define OC8051_XILINX_RAMB added simont 7745d 19h /8051/tags/rel_1/rtl
123 fiz bug iv pcs operation. simont 7747d 15h /8051/tags/rel_1/rtl
122 deifne OC8051_ROM added simont 7750d 19h /8051/tags/rel_1/rtl
121 Change pc add value from 23'h to 16'h simont 7750d 19h /8051/tags/rel_1/rtl
120 defines for pherypherals added simont 7751d 16h /8051/tags/rel_1/rtl
119 remove signal sbuf_txd [12:11] simont 7751d 20h /8051/tags/rel_1/rtl
118 change wr_sft to 2 bit wire. simont 7752d 13h /8051/tags/rel_1/rtl
117 Register oc8051_sfr dato output, add signal wait_data. simont 7752d 13h /8051/tags/rel_1/rtl
116 change sfr's interface. simont 7754d 14h /8051/tags/rel_1/rtl
115 change uart to meet timing. simont 7754d 16h /8051/tags/rel_1/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.