OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl] - Rev 77

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Xilinx RAM added. mohor 7830d 14h /can/trunk/rtl
50 Top level signal names changed. mohor 7830d 14h /can/trunk/rtl
48 Actel APA ram supported. mohor 7834d 06h /can/trunk/rtl
47 Data is latched on read. mohor 7834d 06h /can/trunk/rtl
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.
mohor 7844d 05h /can/trunk/rtl
44 When bit error occured while active error flag was transmitted, counter was
not incremented.
mohor 7844d 06h /can/trunk/rtl
41 Incomplete sensitivity list fixed. mohor 7844d 14h /can/trunk/rtl
40 Typo fixed. mohor 7844d 14h /can/trunk/rtl
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.
mohor 7844d 14h /can/trunk/rtl
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.
mohor 7846d 05h /can/trunk/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.