OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl] - Rev 108

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 New directory structure. New version of the debug interface.
Files that are not needed removed.
mohor 7494d 15h /dbg_interface/tags/asyst_2/rtl
77 MBIST chain connection fixed. mohor 7555d 12h /dbg_interface/tags/asyst_2/rtl
73 CRC logic changed. mohor 7555d 14h /dbg_interface/tags/asyst_2/rtl
71 Mbist support added. simons 7557d 20h /dbg_interface/tags/asyst_2/rtl
67 Lower two address lines must be always zero. simons 7590d 16h /dbg_interface/tags/asyst_2/rtl
65 WB_CNTL register added, some syncronization fixes. simons 7591d 16h /dbg_interface/tags/asyst_2/rtl
63 Three more chains added for cpu debug access. simons 7611d 16h /dbg_interface/tags/asyst_2/rtl
61 Lapsus fixed. simons 7639d 16h /dbg_interface/tags/asyst_2/rtl
59 Reset value for riscsel register set to 1. simons 7639d 17h /dbg_interface/tags/asyst_2/rtl
57 Multiple cpu support added. simons 7639d 18h /dbg_interface/tags/asyst_2/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.