OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] [rtl/] - Rev 117

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 New directory structure. New version of the debug interface. mohor 7503d 14h /dbg_interface/tags/rel_19/rtl
81 New directory structure. New version of the debug interface.
Files that are not needed removed.
mohor 7503d 14h /dbg_interface/tags/rel_19/rtl
77 MBIST chain connection fixed. mohor 7564d 11h /dbg_interface/tags/rel_19/rtl
73 CRC logic changed. mohor 7564d 12h /dbg_interface/tags/rel_19/rtl
71 Mbist support added. simons 7566d 19h /dbg_interface/tags/rel_19/rtl
67 Lower two address lines must be always zero. simons 7599d 15h /dbg_interface/tags/rel_19/rtl
65 WB_CNTL register added, some syncronization fixes. simons 7600d 14h /dbg_interface/tags/rel_19/rtl
63 Three more chains added for cpu debug access. simons 7620d 15h /dbg_interface/tags/rel_19/rtl
61 Lapsus fixed. simons 7648d 15h /dbg_interface/tags/rel_19/rtl
59 Reset value for riscsel register set to 1. simons 7648d 15h /dbg_interface/tags/rel_19/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.