OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog] - Rev 335

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
216 Bist signals added. mohor 7942d 11h /ethmac/branches/unneback/bench/verilog
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7944d 11h /ethmac/branches/unneback/bench/verilog
194 Full duplex tests modified and testbench bug repaired. tadej 7963d 10h /ethmac/branches/unneback/bench/verilog
192 Some additional reports added tadej 7965d 06h /ethmac/branches/unneback/bench/verilog
191 Bug repaired in eth_phy device tadej 7965d 06h /ethmac/branches/unneback/bench/verilog
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7965d 07h /ethmac/branches/unneback/bench/verilog
188 PHY changed. tadej 7966d 04h /ethmac/branches/unneback/bench/verilog
182 Full duplex test improved. tadej 7967d 06h /ethmac/branches/unneback/bench/verilog
181 MIIM test look better. mohor 7967d 09h /ethmac/branches/unneback/bench/verilog
180 Bench outputs data to display every 128 bytes. mohor 7970d 05h /ethmac/branches/unneback/bench/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.