URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_defines.v] - Rev 338

Rev	Log message	Author	Age	Path
92	Some defines that are used in testbench only were moved to tb_eth_defines.v file.	mohor	8120d 07h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
73	Number of interrupts changed	mohor	8141d 04h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
68	Registered trimmed. Unused registers removed.	mohor	8151d 06h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
67	EXTERNAL_DMA used instead of WISHBONE_DMA.	mohor	8151d 07h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
55	Changed that were lost with last update put back to the file.	mohor	8152d 09h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
52	Modified for Address Checking, addition of eth_addrcheck.v	billditt	8153d 00h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
46	HASH0 and HASH1 registers added.	mohor	8155d 03h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
42	Rx status is written back to the BD.	mohor	8159d 04h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8162d 03h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v
37	Link in the header changed.	mohor	8175d 10h	/ethmac/branches/unneback/rtl/verilog/eth_defines.v