OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3/] - Rev 150

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 8010d 19h /ethmac/tags/asyst_3
126 InvalidSymbol generation changed. mohor 8010d 20h /ethmac/tags/asyst_3
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 8010d 20h /ethmac/tags/asyst_3
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8010d 20h /ethmac/tags/asyst_3
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8012d 21h /ethmac/tags/asyst_3
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8012d 21h /ethmac/tags/asyst_3
120 Unused files removed. mohor 8012d 22h /ethmac/tags/asyst_3
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8012d 22h /ethmac/tags/asyst_3
118 ShiftEnded synchronization changed. mohor 8016d 13h /ethmac/tags/asyst_3
117 Clock mrx_clk set to 2.5 MHz. mohor 8017d 00h /ethmac/tags/asyst_3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.