OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3/] - Rev 277

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7867d 20h /ethmac/tags/asyst_3
252 Just some updates. tadejm 7867d 21h /ethmac/tags/asyst_3
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7867d 21h /ethmac/tags/asyst_3
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7867d 21h /ethmac/tags/asyst_3
248 wb_rst_i is used for MIIM reset. mohor 7868d 21h /ethmac/tags/asyst_3
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7872d 00h /ethmac/tags/asyst_3
245 Rev 1.7. mohor 7872d 18h /ethmac/tags/asyst_3
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7872d 20h /ethmac/tags/asyst_3
243 Late collision is not reported any more. tadejm 7873d 01h /ethmac/tags/asyst_3
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7873d 16h /ethmac/tags/asyst_3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.