OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3/] [rtl/] [verilog] - Rev 149

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8025d 03h /ethmac/tags/asyst_3/rtl/verilog
120 Unused files removed. mohor 8025d 04h /ethmac/tags/asyst_3/rtl/verilog
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8025d 04h /ethmac/tags/asyst_3/rtl/verilog
118 ShiftEnded synchronization changed. mohor 8028d 19h /ethmac/tags/asyst_3/rtl/verilog
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8030d 03h /ethmac/tags/asyst_3/rtl/verilog
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8031d 01h /ethmac/tags/asyst_3/rtl/verilog
113 RxPointer bug fixed. mohor 8037d 16h /ethmac/tags/asyst_3/rtl/verilog
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8038d 06h /ethmac/tags/asyst_3/rtl/verilog
111 Master state machine had a bug when switching from master write to
master read.
mohor 8038d 19h /ethmac/tags/asyst_3/rtl/verilog
110 m_wb_cyc_o signal released after every single transfer. mohor 8038d 23h /ethmac/tags/asyst_3/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.