OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3/] [rtl/] [verilog] - Rev 150

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 8010d 11h /ethmac/tags/asyst_3/rtl/verilog
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8012d 13h /ethmac/tags/asyst_3/rtl/verilog
120 Unused files removed. mohor 8012d 14h /ethmac/tags/asyst_3/rtl/verilog
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8012d 14h /ethmac/tags/asyst_3/rtl/verilog
118 ShiftEnded synchronization changed. mohor 8016d 04h /ethmac/tags/asyst_3/rtl/verilog
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8017d 13h /ethmac/tags/asyst_3/rtl/verilog
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8018d 10h /ethmac/tags/asyst_3/rtl/verilog
113 RxPointer bug fixed. mohor 8025d 02h /ethmac/tags/asyst_3/rtl/verilog
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8025d 16h /ethmac/tags/asyst_3/rtl/verilog
111 Master state machine had a bug when switching from master write to
master read.
mohor 8026d 05h /ethmac/tags/asyst_3/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.