OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 91

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Registered trimmed. Unused registers removed. mohor 8140d 22h /ethmac/tags/rel_14/rtl/verilog
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8140d 22h /ethmac/tags/rel_14/rtl/verilog
65 Testbench fixed, code simplified, unused signals removed. mohor 8141d 04h /ethmac/tags/rel_14/rtl/verilog
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8141d 18h /ethmac/tags/rel_14/rtl/verilog
63 RxAbort is connected differently. mohor 8141d 22h /ethmac/tags/rel_14/rtl/verilog
62 RxAbort is an output. No need to have is declared as wire. mohor 8141d 22h /ethmac/tags/rel_14/rtl/verilog
61 RxStartFrm cleared when abort or retry comes. mohor 8141d 23h /ethmac/tags/rel_14/rtl/verilog
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8142d 00h /ethmac/tags/rel_14/rtl/verilog
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8142d 00h /ethmac/tags/rel_14/rtl/verilog
58 File format changed. mohor 8142d 00h /ethmac/tags/rel_14/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.