OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 97

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 r_Bro is used for accepting/denying frames mohor 8137d 03h /ethmac/tags/rel_14/rtl/verilog
74 Reset values are passed to registers through parameters mohor 8137d 03h /ethmac/tags/rel_14/rtl/verilog
73 Number of interrupts changed mohor 8137d 04h /ethmac/tags/rel_14/rtl/verilog
72 Retry is not activated when a Tx Underrun occured mohor 8141d 07h /ethmac/tags/rel_14/rtl/verilog
70 Small fixes. mohor 8145d 09h /ethmac/tags/rel_14/rtl/verilog
69 Define missmatch fixed. mohor 8146d 06h /ethmac/tags/rel_14/rtl/verilog
68 Registered trimmed. Unused registers removed. mohor 8147d 06h /ethmac/tags/rel_14/rtl/verilog
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8147d 07h /ethmac/tags/rel_14/rtl/verilog
65 Testbench fixed, code simplified, unused signals removed. mohor 8147d 12h /ethmac/tags/rel_14/rtl/verilog
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8148d 03h /ethmac/tags/rel_14/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.