OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_16/] [rtl] - Rev 275

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 Defines fixed to use generic RAM by default. mohor 7898d 20h /ethmac/tags/rel_16/rtl
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7901d 01h /ethmac/tags/rel_16/rtl
232 fpga define added. mohor 7906d 19h /ethmac/tags/rel_16/rtl
229 case changed to casex. mohor 7912d 17h /ethmac/tags/rel_16/rtl
227 Changed BIST scan signals. tadejm 7912d 21h /ethmac/tags/rel_16/rtl
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7912d 22h /ethmac/tags/rel_16/rtl
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7916d 22h /ethmac/tags/rel_16/rtl
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7919d 22h /ethmac/tags/rel_16/rtl
218 Typo error fixed. (When using Bist) mohor 7920d 00h /ethmac/tags/rel_16/rtl
214 Signals for WISHBONE B3 compliant interface added. mohor 7920d 21h /ethmac/tags/rel_16/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.