OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_22/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 363

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7959d 16h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
164 Ethernet debug registers removed. mohor 7959d 19h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7961d 13h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.		 mohor 7965d 11h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.		 mohor 7986d 10h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 8006d 11h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8008d 14h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
118 ShiftEnded synchronization changed. mohor 8012d 05h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8013d 13h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v
113 RxPointer bug fixed. mohor 8021d 03h /ethmac/tags/rel_22/rtl/verilog/eth_wishbone.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.