OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 270

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7859d 21h /ethmac/tags/rel_24
245 Rev 1.7. mohor 7860d 14h /ethmac/tags/rel_24
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7860d 17h /ethmac/tags/rel_24
243 Late collision is not reported any more. tadejm 7860d 22h /ethmac/tags/rel_24
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7861d 13h /ethmac/tags/rel_24
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7861d 13h /ethmac/tags/rel_24
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7861d 13h /ethmac/tags/rel_24
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7861d 13h /ethmac/tags/rel_24
238 Defines fixed to use generic RAM by default. mohor 7873d 17h /ethmac/tags/rel_24
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7875d 22h /ethmac/tags/rel_24

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.