OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27] - Rev 277

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7874d 23h /ethmac/tags/rel_27
252 Just some updates. tadejm 7875d 00h /ethmac/tags/rel_27
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7875d 00h /ethmac/tags/rel_27
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7875d 00h /ethmac/tags/rel_27
248 wb_rst_i is used for MIIM reset. mohor 7876d 00h /ethmac/tags/rel_27
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7879d 03h /ethmac/tags/rel_27
245 Rev 1.7. mohor 7879d 21h /ethmac/tags/rel_27
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7879d 23h /ethmac/tags/rel_27
243 Late collision is not reported any more. tadejm 7880d 04h /ethmac/tags/rel_27
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7880d 19h /ethmac/tags/rel_27

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.