OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_4/] [rtl/] [verilog/] - Rev 335

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7996d 11h /ethmac/tags/rel_4/rtl/verilog
126 InvalidSymbol generation changed. mohor 7996d 12h /ethmac/tags/rel_4/rtl/verilog
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7996d 12h /ethmac/tags/rel_4/rtl/verilog
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7998d 13h /ethmac/tags/rel_4/rtl/verilog
120 Unused files removed. mohor 7998d 14h /ethmac/tags/rel_4/rtl/verilog
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7998d 15h /ethmac/tags/rel_4/rtl/verilog
118 ShiftEnded synchronization changed. mohor 8002d 05h /ethmac/tags/rel_4/rtl/verilog
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8003d 14h /ethmac/tags/rel_4/rtl/verilog
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8004d 11h /ethmac/tags/rel_4/rtl/verilog
113 RxPointer bug fixed. mohor 8011d 03h /ethmac/tags/rel_4/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.