OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] [rtl/] [verilog/] - Rev 101

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Interrupts changed mohor 8198d 20h /ethmac/tags/rel_5/rtl/verilog
76 Interrupts changed in the top file mohor 8198d 20h /ethmac/tags/rel_5/rtl/verilog
75 r_Bro is used for accepting/denying frames mohor 8198d 20h /ethmac/tags/rel_5/rtl/verilog
74 Reset values are passed to registers through parameters mohor 8198d 20h /ethmac/tags/rel_5/rtl/verilog
73 Number of interrupts changed mohor 8198d 20h /ethmac/tags/rel_5/rtl/verilog
72 Retry is not activated when a Tx Underrun occured mohor 8202d 23h /ethmac/tags/rel_5/rtl/verilog
70 Small fixes. mohor 8207d 02h /ethmac/tags/rel_5/rtl/verilog
69 Define missmatch fixed. mohor 8207d 23h /ethmac/tags/rel_5/rtl/verilog
68 Registered trimmed. Unused registers removed. mohor 8208d 22h /ethmac/tags/rel_5/rtl/verilog
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8208d 23h /ethmac/tags/rel_5/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.