OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] [verilog] - Rev 120

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8126d 09h /ethmac/tags/rel_7/rtl/verilog
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8131d 07h /ethmac/tags/rel_7/rtl/verilog
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8132d 09h /ethmac/tags/rel_7/rtl/verilog
91 Comments in Slovene language removed. mohor 8132d 09h /ethmac/tags/rel_7/rtl/verilog
90 casex changed with case, fifo reset changed. mohor 8132d 10h /ethmac/tags/rel_7/rtl/verilog
88 rx_fifo was not always cleared ok. Fixed. mohor 8142d 06h /ethmac/tags/rel_7/rtl/verilog
87 Status was not latched correctly sometimes. Fixed. mohor 8142d 08h /ethmac/tags/rel_7/rtl/verilog
86 Big Endian problem when sending frames fixed. mohor 8143d 15h /ethmac/tags/rel_7/rtl/verilog
85 Log info was missing. mohor 8149d 01h /ethmac/tags/rel_7/rtl/verilog
84 LinkFail signal was not latching appropriate bit. mohor 8149d 01h /ethmac/tags/rel_7/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.