OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 144

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 Small fixes for external/internal DMA missmatches. mohor 8132d 20h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
77 Interrupts changed mohor 8132d 21h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8143d 20h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
61 RxStartFrm cleared when abort or retry comes. mohor 8144d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8144d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
54 Addition of new module eth_addrcheck.v billditt 8144d 16h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
48 RxOverRun added to statuses. mohor 8146d 20h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
43 Tx status is written back to the BD. mohor 8148d 04h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
42 Rx status is written back to the BD. mohor 8150d 21h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8152d 23h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_wishbone.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.