OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk] - Rev 36

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8259d 01h /i2c/trunk
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8264d 00h /i2c/trunk
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8264d 00h /i2c/trunk
13 Fixed some synthesis warnings. rherveille 8275d 04h /i2c/trunk
12 no message rherveille 8280d 19h /i2c/trunk
11 Changed RST_LVL define to parameter. rherveille 8284d 03h /i2c/trunk
10 Created new directory structure.
Added Verilog version.
rherveille 8305d 23h /i2c/trunk
9 Created directory structure (documentation, vhdl, verilog) rherveille 8375d 18h /i2c/trunk
8 Created directory structure (documentation, vhdl, verilog) rherveille 8375d 19h /i2c/trunk
7 added some remarks, fixed some sensitivity lists rherveille 8444d 21h /i2c/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.