OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [rtl/] [core/] [neorv32_package.vhd] - Rev 38

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 updated to version 1.3.6.0
see NEORV32.pdf for more information
zero_gravity 1429d 15h /neorv32/trunk/rtl/core/neorv32_package.vhd
17 minor edits and clean-ups zero_gravity 1433d 16h /neorv32/trunk/rtl/core/neorv32_package.vhd
16 minor edits; buck fixes in PMP
see changelog in NEORV32.pdf for more information
zero_gravity 1433d 18h /neorv32/trunk/rtl/core/neorv32_package.vhd
15 updated to HW version 1.3.5.0
see changelog in NEORV32.pdf for more information
zero_gravity 1434d 18h /neorv32/trunk/rtl/core/neorv32_package.vhd
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information
zero_gravity 1438d 23h /neorv32/trunk/rtl/core/neorv32_package.vhd
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1442d 15h /neorv32/trunk/rtl/core/neorv32_package.vhd
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1443d 22h /neorv32/trunk/rtl/core/neorv32_package.vhd
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1453d 17h /neorv32/trunk/rtl/core/neorv32_package.vhd
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1457d 15h /neorv32/trunk/rtl/core/neorv32_package.vhd
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1457d 18h /neorv32/trunk/rtl/core/neorv32_package.vhd

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.