OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc] - Rev 322

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 797d 17h /open8_urisc
301 Adding actual task manager files jshamlet 799d 14h /open8_urisc
300 Adding core task manager assembly jshamlet 799d 14h /open8_urisc
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 801d 14h /open8_urisc
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 802d 17h /open8_urisc
297 Fixed register map comments jshamlet 1093d 01h /open8_urisc
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1101d 16h /open8_urisc
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1104d 20h /open8_urisc
294 Fixed an ancient bug in the parity logic that had the parity inverted. jshamlet 1105d 01h /open8_urisc
293 Fixed formatting issue in o8_sync_serial where tabs were inserted instead of spaces and fixed column spacing as a result (purely cosmetic) jshamlet 1124d 01h /open8_urisc

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.