OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc] - Rev 323

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 703d 08h /open8_urisc
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 703d 09h /open8_urisc
301 Adding actual task manager files jshamlet 705d 06h /open8_urisc
300 Adding core task manager assembly jshamlet 705d 06h /open8_urisc
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 707d 06h /open8_urisc
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 708d 09h /open8_urisc
297 Fixed register map comments jshamlet 998d 17h /open8_urisc
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1007d 09h /open8_urisc
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1010d 12h /open8_urisc
294 Fixed an ancient bug in the parity logic that had the parity inverted. jshamlet 1010d 17h /open8_urisc

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.