OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] - Rev 211

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL.		 olivier.girard 4856d 22h /openmsp430/trunk/core/sim/rtl_sim/src
102 Fixed bug reported by Mihai ( http://opencores.org/bug,view,1955 ).
The following PUSH instructions are now working as expected:

- indexed mode: PUSH x(R1)
- indirect register mode: PUSH @R1
- indirect autoincrement: PUSH @R1+		 olivier.girard 4857d 15h /openmsp430/trunk/core/sim/rtl_sim/src
101 Cosmetic change in order to prevent an X propagation whenever executing a byte instruction with an uninitialized memory location as source. olivier.girard 4857d 16h /openmsp430/trunk/core/sim/rtl_sim/src
95 Update some test patterns for the additional simulator supports. olivier.girard 4865d 16h /openmsp430/trunk/core/sim/rtl_sim/src
91 Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.		 olivier.girard 4869d 17h /openmsp430/trunk/core/sim/rtl_sim/src
86 Update serial debug interface test patterns to make them work with all program memory configurations. olivier.girard 4892d 14h /openmsp430/trunk/core/sim/rtl_sim/src
85 Diverse RTL cosmetic updates. olivier.girard 4892d 16h /openmsp430/trunk/core/sim/rtl_sim/src
79 Update the GPIO peripheral to fix a potential synchronization issue. olivier.girard 4958d 17h /openmsp430/trunk/core/sim/rtl_sim/src
74 Update serial debug interface to support memories with a size which is not a power of 2.
Update the software tools accordingly.		 olivier.girard 5045d 17h /openmsp430/trunk/core/sim/rtl_sim/src
67 Added 16x16 Hardware Multiplier. olivier.girard 5220d 01h /openmsp430/trunk/core/sim/rtl_sim/src

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.