OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim] - Rev 149

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Update serial debug interface test patterns to make them work with all program memory configurations. olivier.girard 4912d 15h /openmsp430/trunk/core/sim/rtl_sim
85 Diverse RTL cosmetic updates. olivier.girard 4912d 17h /openmsp430/trunk/core/sim/rtl_sim
80 Create initial version of the Actel FPGA implementation example. olivier.girard 4967d 01h /openmsp430/trunk/core/sim/rtl_sim
79 Update the GPIO peripheral to fix a potential synchronization issue. olivier.girard 4978d 19h /openmsp430/trunk/core/sim/rtl_sim
76 Add possibility to simulate C code within the "core" environment. olivier.girard 4983d 17h /openmsp430/trunk/core/sim/rtl_sim
74 Update serial debug interface to support memories with a size which is not a power of 2.
Update the software tools accordingly.
olivier.girard 5065d 18h /openmsp430/trunk/core/sim/rtl_sim
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.
olivier.girard 5090d 19h /openmsp430/trunk/core/sim/rtl_sim
72 Expand configurability options of the program and data memory sizes. olivier.girard 5092d 19h /openmsp430/trunk/core/sim/rtl_sim
67 Added 16x16 Hardware Multiplier. olivier.girard 5240d 02h /openmsp430/trunk/core/sim/rtl_sim
65 Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1. olivier.girard 5250d 16h /openmsp430/trunk/core/sim/rtl_sim

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.