OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430] - Rev 121

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Cosmetic change in order to prevent an X propagation whenever executing a byte instruction with an uninitialized memory location as source. olivier.girard 4908d 09h /openmsp430
100 Update HTML documentation with Actel's FPGA implementation example (file & directory description section). olivier.girard 4911d 08h /openmsp430
99 Small fix for CVER simulator support. olivier.girard 4912d 09h /openmsp430
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.
olivier.girard 4912d 09h /openmsp430
97 Update Tools' Windows executables with EraseROM command fix. olivier.girard 4913d 09h /openmsp430
96 Fixed EraseROM command in the TCL library of the Software development tools. olivier.girard 4913d 09h /openmsp430
95 Update some test patterns for the additional simulator supports. olivier.girard 4916d 09h /openmsp430
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim
olivier.girard 4916d 09h /openmsp430
93 Update Tools' Windows executables. olivier.girard 4920d 09h /openmsp430
92 Fixed bug where the openmsp430-minidebug application shows data memory size instead of program memory size and program memory size instead of data memory size.
Thanks to "dir" for reporting the bug :-)
olivier.girard 4920d 10h /openmsp430

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.