OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430] - Rev 203

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
183 Update ChangeLog olivier.girard 4189d 17h /openmsp430
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4189d 17h /openmsp430
181 Update with latest oMSP Core version. olivier.girard 4189d 17h /openmsp430
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)
olivier.girard 4189d 17h /openmsp430
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4198d 17h /openmsp430
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4198d 17h /openmsp430
177 Update ChangeLog olivier.girard 4215d 17h /openmsp430
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4215d 17h /openmsp430
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.
olivier.girard 4215d 17h /openmsp430
174 Cleanup dmem_wr generation logic. Important note: this is not a bug fix, only beautification. olivier.girard 4215d 17h /openmsp430

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.