OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 480

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4933d 21h /openrisc
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4934d 03h /openrisc
458 or1ksim testsuite updates julius 4935d 01h /openrisc
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4943d 15h /openrisc
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4943d 16h /openrisc
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4947d 18h /openrisc
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4949d 20h /openrisc
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4950d 07h /openrisc
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4950d 15h /openrisc
451 More tidying up. jeremybennett 4954d 11h /openrisc

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.